

Is Now Part of



# **ON Semiconductor**®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any lange of the applicatio customer's to unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the

# 74LVT16374 • 74LVTH16374 Low Voltage 16-Bit D-Type Flip-Flop with 3-STATE Outputs

#### **General Description**

#### **Features**

- Input and output interface capability to systems at 5V V<sub>CC</sub>
- Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH16374), also available without bushold feature (74LVT16374)
- Live insertion/extraction permitted
- Power Up/Power Down high impedance provides glitch-free bus loading
- Outputs source/sink –32 mA/+64 mA
- Functionally compatible with the 74 series 16374
- Latch-up performance exceeds 500 mA
- ESD performance: Human-body model > 2000V Machine model > 200V
  - Charged-device model > 1000V
- Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA)


### **Ordering Code:**

FAIRCH SEMICONDU 74LVT163 Low Volta with 3-ST	стоя 374 • 74L\ age 16-Bit	D-Type Fl	January 1999 Revised June 2005		
General Des The LVT16374 and ing D-type flip-flops for bus oriented app A buffered clock (C mon to each byte ar operation. The LVTH16374 da the need for exter inputs. These flip-flops are applications, but wit face to a 5V environ are fabricated with achieve high spee maintaining a low po	LVTH16374 contair with 3-STATE outp blications. The devic CP) and Output Ena ad can be shorted to ata inputs include to rnal pull-up resisto e designed for low- th the capability to p ment. The LVT163 an advanced BiCI d operation similar	uts and is intended e is byte controlled. bble ( $\overline{OE}$ ) are com- gether for full 16-bit rushold, eliminating rs to hold unused voltage (3.3V) V <sub>CC</sub> provide a TTL inter- 74 and LVTH16374 MOS technology to	January 1999 Revised June 2005		
Ordering Co	Dde: Package Number		Package Description		
74LVT16374G	BGA54A	54-Ball Fine-Pitch Ba	Il Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide		
(Note 1)(Note 2) 74LVT16374MEA (Note 2)	(Preliminary) MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide			
74LVT16374MTD (Note 2)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide			
74LVTH16374G (Note 1)(Note 2)	BGA54A	54-Ball Fine-Pitch Ba			
74LVTH16374MEA (Note 2)	MS48A	48-Lead Small Shrinl	K Outline Package (SSOP), JEDEC MO-118, 0.300" Wide		
74LVTH16374MTD (Note 2)	MTD48	48-Lead Thin Shrink	Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide		

Note 1: Ordering code "G" indicates Trays.

Note 2: Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

#### Logic Symbol



<b>Connection Diagrams</b>					
Pin Assign	nent for S	SOP a	nd TSSOP		
OE <sub>1</sub> -		48	— CP1		
0 <sub>0</sub> –	2	47	- 10		
0 <sub>1</sub> -	3	46	– ů		
GND -	4	45	— GND		
0 <sub>2</sub> -	5	44	- I <sub>2</sub>		
0 <sub>3</sub> -	6	43	-1 <sub>3</sub>		
v <sub>cc</sub> –	7	42	— v <sub>cc</sub>		
°cc 0 <sub>4</sub> –	8	41			
	9	40			
0 <sub>5</sub> -	9 10		- 1 <sub>5</sub>		
GND -		39	— GND		
0 <sub>6</sub> —	11	38	— I <sub>6</sub>		
0 <sub>7</sub> -	12	37	- 1 <sub>7</sub>		
0 <sub>8</sub> –	13	36	— 1 <sub>8</sub>		
0 <sub>9</sub> -	14	35	- I <sub>9</sub>		
GND —	15	34	— GND		
0 <sub>10</sub> —	16	33	— 4 <sub>0</sub>		
0 <sub>11</sub> -	17	32	— I <sub>11</sub>		
v <sub>cc</sub> –	18	31	— v <sub>cc</sub>		
0 <sub>12</sub> —	19	30	— I <sub>12</sub>		
0 <sub>13</sub> —	20	29	— 4 <sub>3</sub>		
GND —	21	28	— GN D		
0 <sub>1.4</sub>	22	27	— I <sub>14</sub>		
0 <sub>15</sub> -	23	26	-45		
OE <sub>2</sub> -	24	25	- CP2		
-					
Pin A	ssignmen	t for F	BGA		
_	123	45	6		
<	000	იი	പ		
m	000		ŏl		
- 0	000	<b>T T</b>	хI		
ů o	000		XI		
			×1		
ш	000				
ш	000		O		
J	000	00	0		
т	000	00	0		
¬	000	00	0		
L					
(	Top Thru	View)			
Eunctional D	oscrin	tion			

#### **Functional Description**

The LVT16374 and LVTH16374 consist of sixteen edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The device is byte controlled with each byte functioning identically, but independent of the other. The control pins can be shorted together to obtain full 16-bit operation. Each byte has a buffered clock and buffered Output Enable common to all flip-flops within that byte. The description which follows applies to each byte.

#### **Pin Descriptions**

Pin Names Description			
0E <sub>n</sub>	Output Enable Input (Active LOW)		
CPn	Clock Pulse Input		
I <sub>0</sub> -I <sub>15</sub>	Inputs		
O <sub>0</sub> -O <sub>15</sub>	3-STATE Outputs		
0 <sub>0</sub> –0 <sub>15</sub> NC	No Connect		

#### **FBGA Pin Assignments**

	1	2	3	4	5	6
Α	O <sub>0</sub>	NC	OE <sub>1</sub>	CP <sub>1</sub>	NC	I <sub>0</sub>
В	0 <sub>2</sub>	0 <sub>1</sub>	NC	NC	I <sub>1</sub>	l <sub>2</sub>
С	O <sub>4</sub>	O <sub>3</sub>	V <sub>CC</sub>	V <sub>CC</sub>	l <sub>3</sub>	I <sub>4</sub>
D	0 <sub>6</sub>	O <sub>5</sub>	GND	GND	I <sub>5</sub>	I <sub>6</sub>
E	0 <sub>8</sub>	0 <sub>7</sub>	GND	GND	۱ <sub>7</sub>	I <sub>8</sub>
F	O <sub>10</sub>	O <sub>9</sub>	GND	GND	l <sub>9</sub>	I <sub>10</sub>
G	O <sub>12</sub>	O <sub>11</sub>	V <sub>CC</sub>	V <sub>CC</sub>	I <sub>11</sub>	I <sub>12</sub>
н	0 <sub>14</sub>	0 <sub>13</sub>	NC	NC	I <sub>13</sub>	I <sub>14</sub>
J	0 <sub>15</sub>	NC	$\overline{OE}_2$	CP <sub>2</sub>	NC	I <sub>15</sub>

#### **Truth Tables**

	Inputs		Outputs
CP <sub>1</sub>	OE <sub>1</sub>	I <sub>0</sub> –I <sub>7</sub>	0 <sub>0</sub> –0 <sub>7</sub>
~	L	Н	н
~	L	L	L
L	L	Х	Oo
х	Н	Х	Z
	Inputs		Outputs
	1		•
CP2		I <sub>8</sub> -I <sub>15</sub>	0 <sub>8</sub> –0 <sub>15</sub>
CP <sub>2</sub>		<b>I<sub>8</sub>-I<sub>15</sub></b> Н	-
	0E2		0 <sub>8</sub> –0 <sub>15</sub>
	OE <sub>2</sub>	Н	<b>0<sub>8</sub>-0<sub>15</sub></b> Н


H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

Z = HIGH Impedance

 $O_0 = Previous O_0$  before HIGH to LOW of CP

Each flip-flop will store the state of their individual D-type inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP<sub>n</sub>) transition. With the Output Enable ( $\overline{OE}_n$ ) LOW, the contents of the flip-flops are available at the outputs. When  $\overline{OE}_n$  is HIGH, the outputs go to the high impedance state. Operation of the  $\overline{OE}_n$  input does not affect the state of the flip-flops.



74LVT16374 • 74LVTH16374

#### Absolute Maximum Ratings(Note 3)

Symbol	Parameter	Value	Conditions	Units	
/ <sub>cc</sub>	Supply Voltage	-0.5 to +4.6		V	
′ı	DC Input Voltage	-0.5 to +7.0		V	
/o	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V	
	F	-0.5 to +7.0	Output in High or Low State (Note 4)		
К	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA	
ок	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA	
D	DC Output Current	64	V <sub>O</sub> > V <sub>CC</sub> Output at High State		
		128	V <sub>O</sub> > V <sub>CC</sub> Output at Low State	mA	
сс	DC Supply Current per Supply Pin	±64		mA	
GND	DC Ground Current per Ground Pin	±128		mA	
Г <sub>STG</sub>	Storage Temperature	-65 to +150		°C	

## **Recommended Operating Conditions**

Symbol	Parameter	Min	Max	Units
V <sub>CC</sub>	Supply Voltage	2.7	3.6	V
VI	Input Voltage	0	5.5	V
он	High-Level Output Current		-32	mA
OL	Low-Level Output Current		64	mA
Γ <sub>A</sub>	Free-Air Operating Temperature	-40	85	°C
∆t/∆V	Input Edge Rate, V <sub>IN</sub> = 0.8V–2.0V, V <sub>CC</sub> = 3.0V	0	10	ns/V

Note 3: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied. Note 4: I<sub>Q</sub> Absolute Maximum Rating must be observed.

## **DC Electrical Characteristics**

Symbol	Parameter		V <sub>CC</sub>	$T_A = -40^{\circ}$	C to +85°C	Units	Conditions
Symbol	Farameter		(V)	Min	Мах	Units	Conditions
V <sub>IK</sub>	Input Clamp Diode Voltage		2.7		-1.2	V	I <sub>I</sub> = -18 mA
V <sub>IH</sub>	Input HIGH Voltage		2.7-3.6	2.0		V	$V_0 \le 0.1V$ or
VIL	Input LOW Voltage		2.7-3.6		0.8	v	$V_O \geq V_{CC} - 0.1V$
V <sub>OH</sub>	Output HIGH Voltage		2.7–3.6	V <sub>CC</sub> - 0.2			I <sub>OH</sub> = -100 μA
			2.7	2.4		V	I <sub>OH</sub> = -8 mA
			3.0	2.0			I <sub>OH</sub> = -32 mA
V <sub>OL</sub>	Output LOW Voltage		2.7		0.2		I <sub>OL</sub> = 100 μA
			2.7		0.5		I <sub>OL</sub> = 24 mA
			3.0		0.4	V	I <sub>OL</sub> = 16 mA
			3.0		0.5		I <sub>OL</sub> = 32 mA
			3.0		0.55		$I_{OL} = 64 \text{ mA}$
I <sub>I(HOLD)</sub>	Bushold Input Minimum Drive		3.0	75		μA	$V_I = 0.8V$
(Note 5)			5.0	-75		μΑ	$V_{I} = 2.0V$
I <sub>I(OD)</sub>	Bushold Input Over-Drive		3.0	500		μΑ	(Note 6)
(Note 5)	Current to Change State		5.0	-500			(Note 7)
l <sub>l</sub>	Input Current		3.6		10		$V_I = 5.5V$
	Γ	Control Pins	3.6		±1	μA	$V_I = 0V \text{ or } V_{CC}$
		Data Pins	3.6		-5	μΑ	$V_I = 0V$
		Data Tina	5.0		1	1	$V_I = V_{CC}$
I <sub>OFF</sub>	Power Off Leakage Current		0		±100	μA	$0V \le V_I \text{ or } V_O \le 5.5V$
I <sub>PU/PD</sub>	Power Up/Down 3-STATE		0–1.5V		±100	μA	$V_{O} = 0.5V$ to 3.0V
	Output Current		0-1.07		± 100	μΛ	$V_{I} = GND \text{ or } V_{CC}$
I <sub>OZL</sub>	3-STATE Output Leakage Current	t	3.6		-5	μA	V <sub>O</sub> = 0.5V
I <sub>OZH</sub>	3-STATE Output Leakage Current	t	3.6		5	μA	V <sub>O</sub> = 3.0V
I <sub>OZH</sub> +	3-STATE Output Leakage Current	t	3.6		10	μΑ	$V_{CC} < V_O \le 5.5V$

#### DC Electrical Characteristics (Continued)

Symbol	Parameter	V <sub>CC</sub>	$V_{CC}$ T <sub>A</sub> = -40°C to +85		Units	Conditions	
Symbol	i arameter	(V)	Min	Max	onita	Conditions	
I <sub>CCH</sub>	Power Supply Current	3.6		0.19	mA	Outputs HIGH	
I <sub>CCL</sub>	Power Supply Current	3.6		5	mA	Outputs LOW	
I <sub>CCZ</sub>	Power Supply Current	3.6		0.19	mA	Outputs Disabled	
I <sub>CCZ<sup>+</sup></sub>	Power Supply Current	3.6		0.19	mA	$V_{CC} \le V_O \le 5.5V$ ,	
						Outputs Disabled	
$\Delta I_{CC}$	Increase in Power Supply Current	3.6		0.2	mA	One Input at V <sub>CC</sub> – 0.6V	
	(Note 8)					Other Inputs at V <sub>CC</sub> or GND	

Note 5: Applies to bushold versions only (74LVTH16374).

Note 6: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 7: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 8: This is the increase in supply current for each input that is at the specified voltage level rather than V<sub>CC</sub> or GND.

## Dynamic Switching Characteristics (Note 9)

Symbol	Parameter	V <sub>CC</sub> $T_A = 25^{\circ}C$ (V)MinTypMax		Units	Conditions		
Cymbol	i alamotor			Тур	Max	onno	$\textbf{C}_{\textbf{L}}=\textbf{50}~\textbf{pF},~\textbf{R}_{\textbf{L}}=\textbf{500}\Omega$
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	3.3		0.8		V	(Note 10)
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	3.3		-0.8		V	(Note 10)

Note 9: Characterized in SSOP package. Guaranteed parameter, but not tested.

Note 10: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.


#### **AC Electrical Characteristics**


		T <sub>A</sub> = -				
Symbol	Parameter	V <sub>CC</sub> = 3.	$3V \pm 0.3V$	V <sub>CC</sub>	Units	
		Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	160		160		MHz
t <sub>PHL</sub>	Propagation Delay	1.9	4.3	1.9	4.6	
t <sub>PLH</sub>	CP to O <sub>n</sub>	1.6	4.5	1.6	5.2	ns
t <sub>PZL</sub>	Output Enable Time	1.3	4.4	1.3	5.0	
t <sub>PZH</sub>		1.0	4.5	1.0	5.4	ns
t <sub>PLZ</sub>	Output Disable Time	1.5	4.6	1.5	4.8	ns
t <sub>PHZ</sub>		2.0	5.0	2.0	5.4	115
t <sub>S</sub>	Setup Time	1.8		2.0		ns
t <sub>H</sub>	Hold Time	0.8		0.1		ns
t <sub>W</sub>	Pulse Width	3.0		3.0		ns
t <sub>OSHL</sub>	Output to Output Skew (Note 11)		1.0		1.0	
t <sub>OSLH</sub>			1.0		1.0	ns


Note 11: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>).

#### Capacitance (Note 12)

Symbol	Parameter	Conditions	Typical	Units			
C <sub>IN</sub>	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	4	pF			
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.0V$ , $V_{O} = 0V$ or $V_{CC}$	8	pF			
Note 12: Capacitanc	Note 12: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.						







74LVT16374 • 74LVTH16374 Low Voltage 16-Bit D-Type Flip-Flop with 3-STATE Outputs

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC